[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"article-linux-7-1-arm-risc-v-mips-support-en":3,"article-related-linux-7-1-arm-risc-v-mips-support-en":31,"series-industry-646a0042-9b33-4498-a7c2-45481935f92a":76},{"id":4,"slug":5,"title":6,"content":7,"summary":8,"source":9,"source_url":10,"author":11,"image_url":12,"cover_image":12,"category":13,"language":14,"translated_content":11,"related_article_id":15,"keywords":16,"key_takeaways":23,"views":27,"created_at":28,"published_at":29,"topic_cluster_id":30},"646a0042-9b33-4498-a7c2-45481935f92a","linux-7-1-arm-risc-v-mips-support-en","Linux 7.1 expands Arm, RISC-V, and MIPS support","\u003Cp data-speakable=\"summary\">Linux 7.1 adds embedded architecture updates for Arm, \u003Ca href=\"\u002Ftag\u002Frisc-v\">RISC-V\u003C\u002Fa>, and MIPS boards.\u003C\u002Fp>\u003Cp>This guide is for kernel developers, board support engineers, and embedded Linux users who want a practical readout of the Linux 7.1 release. After following the steps, you will know what changed in the release, where Arm, RISC-V, and MIPS gained support, and how to verify those changes on a target board or kernel tree.\u003C\u002Fp>\u003Cp>It focuses on the release highlights that matter for hardware bring-up and downstream kernel work, with a special note on the new Microchip PIC64GX support on RISC-V using SiFive U54 CPU cores.\u003C\u002Fp>\u003Ch2>Before you start\u003C\u002Fh2>\u003Cul>\u003Cli>Linux kernel source access: a local checkout of the Linux 7.1 tree or the relevant release branch.\u003C\u002Fli>\u003Cli>Git 2.40+ for inspecting release commits and architecture changes.\u003C\u002Fli>\u003Cli>A build host running Linux, macOS, or WSL2 with 16 GB RAM or more.\u003C\u002Fli>\u003Cli>Cross-compilers for your target: aarch64-linux-gnu-gcc, riscv64-linux-gnu-gcc, and mips-linux-gnu-gcc.\u003C\u002Fli>\u003Cli>One test board or emulator for each architecture you care about, such as an Arm64 SBC, a RISC-V dev kit, or a MIPS target.\u003C\u002Fli>\u003Cli>Optional: LKML access and kernel docs for deeper release context.\u003C\u002Fli>\u003C\u002Ful>\u003Ch2>Step 1: Review the release highlights\u003C\u002Fh2>\u003Cp>Goal: build a release-level map of what Linux 7.1 changed so you can decide what matters for your hardware and software stack.\u003C\u002Fp>\n\u003Cfigure class=\"my-6\">\u003Cimg src=\"https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782032566997-k1qw.png\" alt=\"Linux 7.1 expands Arm, RISC-V, and MIPS support\" class=\"rounded-xl w-full\" loading=\"lazy\" \u002F>\u003C\u002Ffigure>\n\u003Cp>Start with the major themes in the release: filesystem work around NTFS, security additions such as Landlock updates, high-resolution timer improvements, swap subsystem cleanup, and removal of obsolete 486 subarchitectures. For embedded work, the important part is that the release also carries broad architecture updates across Arm, RISC-V, and MIPS.\u003C\u002Fp>\u003Cp>Verification: you should be able to summarize Linux 7.1 in one sentence and point to at least three areas that affect kernel maintenance or board support.\u003C\u002Fp>\u003Ch2>Step 2: Inspect Arm architecture updates\u003C\u002Fh2>\u003Cp>Goal: identify the Arm-side changes that could affect boot flow, device trees, power management, or interrupt handling on your boards.\u003C\u002Fp>\n\u003Cfigure class=\"my-6\">\u003Cimg src=\"https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782032565327-4dlq.png\" alt=\"Linux 7.1 expands Arm, RISC-V, and MIPS support\" class=\"rounded-xl w-full\" loading=\"lazy\" \u002F>\u003C\u002Ffigure>\n\u003Cp>Look for the Arm 9.6 LSUI feature, which helps the kernel access user-space memory without disabling privileged access never first, and note that futex operations use the new instructions. Also review the improved Memory Partitioning and Monitoring support, plus device-tree updates for Allwinner, Rockchip, Amlogic, Samsung, and Qualcomm platforms. The release also adds or fixes board definitions, clock drivers, PCIe tracepoints, and timer support for a wide range of SoCs.\u003C\u002Fp>\u003Cp>Verification: you should see new Arm64 device-tree entries, clock-controller additions, and platform-specific fixes when you inspect the release shortlog or architecture patches.\u003C\u002Fp>\u003Ch2>Step 3: Check RISC-V board support\u003C\u002Fh2>\u003Cp>Goal: confirm the RISC-V changes that matter for embedded bring-up, especially new SoC enablement.\u003C\u002Fp>\u003Cp>The standout item is support for the Microchip PIC64GX embedded RISC-V chip using SiFive U54 CPU cores. That means the kernel now includes the platform hooks needed to start bringing the chip up in a standard upstream flow. If you maintain a RISC-V board, this is the kind of change that usually touches device tree, interrupt routing, timer setup, and early console support.\u003C\u002Fp>\u003Cpre>\u003Ccode>git show --stat v7.1 -- arch\u002Friscv\u003C\u002Fcode>\u003C\u002Fpre>\u003Cp>Verification: you should see RISC-V patch entries that mention PIC64GX, SiFive U54, or related platform enablement in the architecture diff.\u003C\u002Fp>\u003Ch2>Step 4: Audit MIPS and legacy cleanup\u003C\u002Fh2>\u003Cp>Goal: understand what changed for MIPS and what cleanup may affect older targets.\u003C\u002Fp>\u003Cp>Linux 7.1 does not focus on flashy MIPS feature growth, but it does participate in the broader kernel cleanup trend by removing support for some old and unused 486 subarchitectures elsewhere in the tree and by continuing the general maintenance pattern across embedded architectures. For MIPS users, the practical task is to check whether your downstream tree depends on any removed legacy code paths or outdated board files.\u003C\u002Fp>\u003Cp>Verification: you should be able to confirm whether your MIPS platform is still aligned with upstream expectations and whether any stale board support needs rebasing.\u003C\u002Fp>\u003Ch2>Step 5: Validate your target kernel tree\u003C\u002Fh2>\u003Cp>Goal: make sure the new release can be tracked, built, and tested against your hardware baseline.\u003C\u002Fp>\u003Cp>Pull the release branch, configure the target architecture, and run a build for each platform you support. Then boot on real hardware or an emulator and compare dmesg output against the previous kernel. For Arm and RISC-V, pay attention to early boot messages, device-tree parsing, timer initialization, and any new driver probes. For MIPS, focus on regressions in legacy peripherals and board-specific initialization.\u003C\u002Fp>\u003Cp>Verification: you should get a successful build and a boot log that reaches userspace without new architecture-related warnings or missing-device errors.\u003C\u002Fp>\u003Ch2>Common mistakes\u003C\u002Fh2>\u003Cul>\u003Cli>Assuming the release is only about generic kernel changes. Fix: scan the architecture sections first, because embedded board support often ships there.\u003C\u002Fli>\u003Cli>Testing only on one board. Fix: validate at least one target per architecture family you use, since Arm, RISC-V, and MIPS changes can affect different subsystems.\u003C\u002Fli>\u003Cli>Ignoring device-tree updates. Fix: rebase DTS files carefully, because many release issues come from clock, timer, or interrupt mismatches rather than core kernel code.\u003C\u002Fli>\u003C\u002Ful>\u003Ctable>\u003Cthead>\u003Ctr>\u003Cth>Metric\u003C\u002Fth>\u003Cth>Before\u002FBaseline\u003C\u002Fth>\u003Cth>After\u002FResult\u003C\u002Fth>\u003C\u002Ftr>\u003C\u002Fthead>\u003Ctbody>\u003Ctr>\u003Ctd>Architecture coverage\u003C\u002Ftd>\u003Ctd>Linux 7.0 focused on prior release work\u003C\u002Ftd>\u003Ctd>Linux 7.1 adds new Arm, RISC-V, and MIPS-related updates\u003C\u002Ftd>\u003C\u002Ftr>\u003Ctr>\u003Ctd>RISC-V embedded support\u003C\u002Ftd>\u003Ctd>No PIC64GX mention in the source summary\u003C\u002Ftd>\u003Ctd>Microchip PIC64GX support added with SiFive U54 CPU cores\u003C\u002Ftd>\u003C\u002Ftr>\u003Ctr>\u003Ctd>Arm platform updates\u003C\u002Ftd>\u003Ctd>Existing Arm64 board support\u003C\u002Ftd>\u003Ctd>Expanded device-tree, clock, timer, and power-management changes\u003C\u002Ftd>\u003C\u002Ftr>\u003C\u002Ftbody>\u003C\u002Ftable>\u003Ch2>What’s next\u003C\u002Fh2>\u003Cp>Use the Linux 7.1 shortlog and architecture patch series to decide whether to forward-port board support, update device trees, or prepare regression tests for Arm, RISC-V, and MIPS targets.\u003C\u002Fp>","Linux 7.1 adds new embedded architecture support, including Microchip PIC64GX on RISC-V.","www.cnx-software.com","https:\u002F\u002Fwww.cnx-software.com\u002F2026\u002F06\u002F15\u002Flinux-7-1-release-main-changes-arm-risc-v-and-mips-architectures\u002F",null,"https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782032566997-k1qw.png","industry","en","151abcfe-cbb1-4d5f-af47-7405375bdffd",[17,18,19,20,21,22],"Linux 7.1","Arm64","RISC-V","MIPS","device tree","embedded Linux",[24,25,26],"Linux 7.1 adds meaningful embedded architecture updates across Arm, RISC-V, and MIPS.","The RISC-V highlight is Microchip PIC64GX support using SiFive U54 CPU cores.","Board support work should focus on device trees, clocks, timers, and boot verification.",0,"2026-06-21T09:02:21.337529+00:00","2026-06-21T09:02:21.326+00:00","7c6641cd-313a-429c-ab4d-125aa0d60434",{"tags":32,"relatedLang":35,"relatedPosts":39},[33],{"name":19,"slug":34},"risc-v",{"id":15,"slug":36,"title":37,"language":38},"linux-7-1-arm-risc-v-mips-support-zh","Linux 7.1 的 Arm、RISC-V、MIPS 變更清單","zh",[40,46,52,58,64,70],{"id":41,"slug":42,"title":43,"cover_image":44,"image_url":44,"created_at":45,"category":13},"17920991-7a98-4703-b483-deb54f15e3e1","sk-telecom-anthropic-mythos-policy-flashpoint-en","SK Telecom’s Anthropic tie became a policy flashpoint","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782054168006-hm4z.png","2026-06-21T15:02:22.713705+00:00",{"id":47,"slug":48,"title":49,"cover_image":50,"image_url":50,"created_at":51,"category":13},"e7a7db45-d89c-4a42-8c67-eccbea26274a","genpact-growth-story-built-on-bpo-scale-en","Genpact’s growth story is built on BPO scale","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782031662700-4jgx.png","2026-06-21T08:47:18.644794+00:00",{"id":53,"slug":54,"title":55,"cover_image":56,"image_url":56,"created_at":57,"category":13},"cfc10151-c22d-469f-beac-8020f2ca8e9f","amazon-content-partners-ai-traffic-control-en","Amazon Content Partners adds AI traffic control","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782030772827-jhfw.png","2026-06-21T08:32:27.200953+00:00",{"id":59,"slug":60,"title":61,"cover_image":62,"image_url":62,"created_at":63,"category":13},"e49cfeef-4547-4317-abe0-654d6489a9d1","ricoh-weaviate-ai-ready-enterprise-data-en","Ricoh’s Weaviate bet points to AI-ready enterprise data","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782026268640-tcs7.png","2026-06-21T07:17:22.451767+00:00",{"id":65,"slug":66,"title":67,"cover_image":68,"image_url":68,"created_at":69,"category":13},"4ad762f0-393f-4311-94b3-a812fccf357c","mica-deadline-europe-crypto-firms-july-1-en","MiCA deadline hits Europe’s crypto firms on July 1","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782024467521-jk4q.png","2026-06-21T06:47:26.192261+00:00",{"id":71,"slug":72,"title":73,"cover_image":74,"image_url":74,"created_at":75,"category":13},"1a661923-9318-4696-886e-af8c1498a15f","coinbase-ai-adviser-users-bear-the-risk-en","Coinbase’s AI adviser puts users on the hook","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1782021790610-brlw.png","2026-06-21T06:02:49.498131+00:00",[77,82,87,92,97,102,107,112,117,122],{"id":78,"slug":79,"title":80,"created_at":81},"d35a1bd9-e709-412e-a2df-392df1dc572a","ai-impact-2026-developments-market-en","AI's Impact in 2026: Key Developments and Market Shifts","2026-03-25T16:20:33.205823+00:00",{"id":83,"slug":84,"title":85,"created_at":86},"5ed27921-5fd6-492e-8c59-78393bf37710","trumps-ai-legislative-framework-en","Trump's AI Legislative Framework: What's Inside?","2026-03-25T16:22:20.005325+00:00",{"id":88,"slug":89,"title":90,"created_at":91},"e454a642-f03c-4794-b185-5f651aebbaca","nvidia-gtc-2026-key-highlights-innovations-en","NVIDIA GTC 2026: Key Highlights and Innovations","2026-03-25T16:22:47.882615+00:00",{"id":93,"slug":94,"title":95,"created_at":96},"0ebb5b16-774a-4922-945d-5f2ce1df5a6d","claude-usage-diversifies-learning-curves-en","Claude Usage Diversifies, Learning Curves Emerge","2026-03-25T16:25:50.770376+00:00",{"id":98,"slug":99,"title":100,"created_at":101},"69934e86-2fc5-4280-8223-7b917a48ace8","openclaw-ai-commoditization-concerns-en","OpenClaw's Rise Raises Concerns of AI Model Commoditization","2026-03-25T16:26:30.582047+00:00",{"id":103,"slug":104,"title":105,"created_at":106},"b4b2575b-2ac8-46b2-b90e-ab1d7c060797","google-gemini-ai-rollout-2026-en","Google's Gemini AI Rollout Extended to 2026","2026-03-25T16:28:14.808842+00:00",{"id":108,"slug":109,"title":110,"created_at":111},"6e18bc65-42ae-4ad0-b564-67d7f66b979e","meta-llama4-fabricated-results-scandal-en","Meta's Llama 4 Scandal: Fabricated AI Test Results Unveiled","2026-03-25T16:29:15.482836+00:00",{"id":113,"slug":114,"title":115,"created_at":116},"bf888e9d-08be-4f47-996c-7b24b5ab3500","accenture-mistral-ai-deployment-en","Accenture and Mistral AI Team Up for AI Deployment","2026-03-25T16:31:01.894655+00:00",{"id":118,"slug":119,"title":120,"created_at":121},"5382b536-fad2-49c6-ac85-9eb2bae49f35","mistral-ai-high-stakes-2026-en","Mistral AI: Facing High Stakes in 2026","2026-03-25T16:31:39.941974+00:00",{"id":123,"slug":124,"title":125,"created_at":126},"9da3d2d6-b669-4971-ba1d-17fdb3548ed5","cursors-meteoric-rise-pressures-en","Cursor's Meteoric Rise Faces Industry Pressures","2026-03-25T16:32:21.899217+00:00"]